Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 823 833 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 11.02.1998 Bulletin 1998/07

(51) Int. Cl.6: H05K 3/46

(21) Application number: 97112872.3

(22) Date of filing: 25.07.1997

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC

NL PT SE

Designated Extension States:

AL LT LV RO SI

(30) Priority: 95,88,1996 JP 206170/96

(71) Applicant: IBIDEN CO, LTD. Ogaki-shi Gifu 503 (JP) (72) Inventor: Asai, Motoo Ibi-gun, Gifu 501-06 (JP)


(74) Representative:
Grünecker, Kinkeldey,
Stockmair & Schwanhäusser
Anwaltssozietät
Maximillanstrasse 58
80538 München (DE)

(54) Multilayer printed circuit boards

(57) A multilayer printed circuit board comprises a core substrate, multilayer wiring layers formed thereon and a solder pad group formed by two-dimensionally arranging pads provided with solder bumps on the surface of the multilayer wiring layer, in which the solder pads of the solder pad group are arranged in only a peripheral portion other than a central portion to form a frame shape and the solder pads located at the outside part among the frame-shaped solder pad group are

constructed with flat pads each connected to conductor pattern on their surface and solder bumps formed on the surfaces of the flat pads, while the solder pada located at the inside part are constructed with viaholes each connected to an innerlayer flat pad group located in an innerlayer and solder bumps formed in recess portions of these viaholes.

Fig. ?



Description

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a multilayer printed circuit board, and more particularly to a multilayer printed circuit board for the mounting of flip chips capable of reducing the number of wiring layers while maintaining high density packaging properly on a suriace of a wiring substrate.

Description of Related Art

In the multilayer printed circuit board for the mounting of flip chip, a group of solder pade formed by arranging many pade each provided with a solder bump is formed on a mounting surface.

In general, the solder pad group is constructed solder pade having a structure that ephere-shaped solder is formed on a surface of a flat and disc-shaped concluctor celled as a mounting pad (or land) electrically connected to a given conductor pattern of a wiring substrate through surface tension, which is electrically connected, for example, to an external terminal for mounting a package onto a mother board or the like through given wiring drawn from the mounting pad.

In such a structure of the solder pad group, however, the solder pade located in an inner side of the solder pad group are required to electrically connect the conductor patism connected to the mounting pad through wirings drawn from pade, which are located outside the mounting pade at a bissed state, to the external terminals. Therefore, the distance between the pade located near to the outer periphery of the wiring substrate is required to surely take a region corresponding to the width of the wiring and hence there is caused a problem of making the high integration of electronic components (chips) difficult.

If it is intended to attain the high integration of the electronic components (chips) in the above structure of the solder pad group, the wiring pattern is made fine and hence the frequency of causing failure places becomes high. In the buildup wiring board forming the wiring layers every one layer, it is difficult to confirm the tailure in the production course, so that if the failure is caused even at one place in each wiring layer, the wring board as a final product becomes failure and the good laminated material should be disposed and hence there is a problem of facilitating the deterioration of production efficiency and production yield.

When the multilayer printed circuit board for mounting flip chips is particularly manufactured by the buildup method, it is necessary to attain the high integration of electronic components and at the same time the reduction of the wiring layer number in order to cope with the mass production without deteriorating the production

efficiency and the production yield.

SUMMARY OF THE INVENTION

It is, therefore, an object of the invention to provide a multilayer printed circuit board for mounting flip chips which can realize high integration (righ densification) of solder pade and reduce the number of wiring layers while maintaining high density packaging property on a surface of wiring substrate.

The inventor has made various studies in order to achieve the above object and as a result the invention has been accomplished.

According to the invention, there is the provision of a multilayer printed wiring board comprising a core substrate, multilayer wiring layers formed thereon by atternately laminating interlaminar insulating layers and conductor circuits and a solder pad group formed by two-dimensionally arranging pads provided with solder bumps on the surface of the multilayer wiring layer, characterized in that the solder pade of the solder pad group are arranged in only a peripheral portion other than a central portion to form a frame shape and the solder pads located at the outside part among the frameshaped solder pad group are constructed with flat peds each connected to conductor pattern on their surface and solder bumps formed on the surfaces of the flat pads, while the solder pads located at the inside part are constructed with viaholes each connected to an innerlayer flat pad group located in an innerlayer and solder bumps formed in recess portions of these viaholes.

In the multilayer printed circuit board according to the invention, it is desirable that the solder pads located at the cutside part of the solder pad group are solder pads located in first to fifth rows viewed from the cuter-most periphery, and it is desirable that the interlaminar insulating layer has a roughened surface having a surface roughness of 5-15 µm.

Furthermore, it is desirable that a solder resist layer is formed on the multilayer wiring layer and an opening size of the solder resist is made larger than a diameter of each of the flat pad constituting the and the viahole so as not to overlap the solder resist with the flat pad or the viahole.

Thus, the invention proposes a new structure of the solder pad group in the multilayer printed circuit board for mounting fip chips comprising the core substrate, the multilayer wiring layer formed by atternately laminating the intertaminar insulating layers and the conductor circuits and the solder pad group formed by two-dimensionally arranging pads provided with solder bumps on the surface of the multilayer wiring layer.

The term "two-dimensionally arrangement" used herein includes not only a method of arranging pads in form of network in X-Y directions as shown in Fig. 2(a) but also a method of arranging pads zigzag in X-Y directions as shown in Fig. 2(b). Particularly, the zigzag

arranging form is advantageous in a point that the wiring can easily be drawn out from the inside pad toward the external terminal.

The invention is optimum to have a structure that the arrangement of the solder pad group takes a zigzag form as shown in Fig. 1(b) and the solder pads located from the outermost row to a third row in the solder pad group are connected to conductor patterns on the surface of the multilayer wiring layer.

In order to draw cut the wiring from the solder pad group in such a structure, it is favorable that the conductor patterns to be connected to the pads of the second and third rows are arranged so as to divide a distance between the pads of the outermost row (first row) into three equal parts and further the conductor patterns to be connected to the pads of the third row are arranged so as to divide a distance between the pad of the first row and the pad of the second row into tow equal parts.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described with reference to the accompanying drawings, wherein:

Fig. 1(a) is a diagrammatically section view of a first embediment of the multilayer printed circuit board according to the invention;

Fig. 1(b) is a schematic view illustrating a wiring state from solder pade on a surface of a wiring layer;

Figs. 2(a) and (b) are schematic views illustrating solder bumps amanged in form of network and zigzag, respectively:

Fig. 3 shows a multilayer printed circuit board having a solder pad group arranged on a surface of a multilayer wiring layer in form of full grid matrix, in which (a) is a view illustrating a connected state of innerlayer wirings and (b) is a view illustrating an arrangement of solder bumps;

Fig. 4 shows a multilayer printed circuit board according to the invention, in which (a) is a view illustrating a connected state of innerlayer wirings and (b) is a view illustrating an arrangement of solder bumps;

Fig. 5(a) is a view illustrating an opening state of a 45 solder reaist on a flat pad;

Fig. 5(b) is a view illustrating an occurrence of position displacement of a solder bump in the flat pad; Fig. 6(a) is a view illustrating an opening state of a solder resist in a viahole;

Fig. 6(b) is a view illustrating no occurrence of position displacement of solder bump in the viabole;

Fig. 7 is a view illustrating fitness of solder pattern into an opening of a solder resist in solder transferring method;

Figs. 8(a) and (b) are views illustrating formation of solder bump in the presence or absence of solder resist, respectively; and

Fig. 9 is a schematic view illustrating an arrangement of solder bumps when the solder pad group arranged in a frame form has an octagonal shape.

DESCRIPTION OF THE PREFERRED EMBODI-MENTS

The multilayer printed circuit board according to the Invention lies in a structure that the shape of the solder pad group formed on the surface of the multilayer wiring layer is a frame (ring) arranging the pads in only a peripheral portion other than a central portion and the solder pads located on outer portion among the frame-shaped solder pad group, desirably solder pads located from an outermost row to fifth row are constructed with flat pads connected to conductor patterns on the surface and solder bumps formed on the flat pads, while the solder pads located in the their portion offer than the above solder pads are constituted with viaholes connected to flat innerlayer pad group located in the innerlayer and solder bumps formed in recess portions of the visiholes.

In such a structure, the flat pads located from the first to fifth rows among the solder pads of the solder pad group (e.g. pads from first, second and third rows in Fig. 1) are connected to the conductor patterns on the surface and electrically connected to external terminals located cutside of the solder pad group through wirings drawn out from these pads. At the same time, the pads other than the solder pads located from first to fifth rows (e.g. pads from fourth, fifth and slich rows in Fig. 1) are connected to the flat innerlayer pad group located in the linner layer through the viaholes and electrically connected to the external terminals located outside the pad group through the wirings drawn out from the innerlayer pads.

That is, the conductor patterns connected to the pads located from the first to fish rows in the solder pad group are connected to the external terminals through the wirings drawn out from the pade detouring the pade of first to fourth rows and the pade other than the above are viaholes connected to the immediate pade and also connected to the external terminals through the wirings drawn out from the immediater pads.

According to the invention, therefore, the structure that the wirings connected to the solder pade located in the inside of the solder pad group are divided from the innerlayer pads and drawn out therefrom is used instead of the conventional structure that all wirings for connecting to the external terminals are drawn out from the solder pad group on the surface, so that the distance between the solder pade on the surface layer can be decreased and hence the high densification (high integration) of the solder pade can be attained.

According to the invention, the shape of the solder pad group formed on the surface of the multilayer wiring layer is rendered into a frams (ring) arranging the pade in only the peripheral portion other than the central portion, whereby the reduction of the wiring layer number can be attained while maintaining the high density mounting property of the surface of the wiring substrate. The reason will be described below.

When the shape of the solder pad group is a full grid matrix as shown in Fig. 3, in order to maintain the high density packaging property on the surface of the wiring substrate, it is necessary that the solder pads located toward the central portion are sequentially divided and connected to each innerlayer pad group as an under layer through the visitoles and tinally connected to the innerlayer pad group on the core substrate. In this shape, therefore, it is required to use the wiring layer for dividing into innerlayer ped groups, so that the wiring layer number can not be decreased while maintaining the high density packaging property on the surface of the wiring substrate. On the other hand, when the shape of the solder pad group is a frame form arranging the packs in only a peripheral portion other than the central portion as shown in Fig. 4, the solder pad is not existent in the central portion, so that the number of the wiring layers for dividing into innertayer pad groups can be decreased by the number corresponding to the row number in the central portion existing no solder pad. In this case, in order to maintain the number of solder pade (peckaging density of solder peds), it is necessary that the lacking number of sorder pads located in the central portion is compensated by increasing the row number at the outside of the solder pad group. However, the increase of the row number at the outside of the solder pad group is less in the ladding ross number in the central portion. In the shape of the ecider pad group according to the invention, therefore, it is possible to reduce the number of the wiring layers while maintaining a high density packaging property on the surface of the wiring substrate.

For example, when the solder pad group is formed by arranging 18 soldsr pads every a side in a matrix form of a square full grid as shown in Fig. 3, the total number of the solder pads is 18 x 18 = 324. On the contrary, as an example of the invention, there can be mrof ement a ni bennama outro baq reblos a beililomere by removing a square solder pad group of 8 pads every a side from a central portion of a solder pad group having a square form of 20 packs every a side, in which the total number of solder pacts is $20 \times 20 - 8 \times 8 = 336$. That is, according to the invention, it is possible to reduce the number of the wiring layers while maintaining the sufficient solder ped number by increasing only the two outer circumferential rows per a side as compared with 8 rows removed from the central portion. Furthermore, the row number is increased only by two rows, so that it is not difficult to arrange conductor patterns drawn out for connecting to external terminals and the like, and also the density of the solder pads is not lowered.

Although the above embodiment is mentioned with respect to a case that the shape of the solder pad group arranged in the frame shape is a square shape, the

shape may be rectangular, circular or polygonal such as octagonal or the like as shown in Fig. 9. Particularly, when the shape of the solder pad group is polygonal, the distouring of the conductor patterns drawn out for connecting the solder pads at corner part to the external terminal or the like is becomes less as compared with the case of rectangular or square shape. Further, pads consisting of plural viaholes for adjusting the number of solder pads can be formed in the central portion existing no solder bump.

In the multilayer printed circuit board according to the invention, the solder pads located in the inside portion in the trame-shaped solder pad group, desirably solder pads other than the solder pads located invard from the first to fifth rows are a combination of viaholes connected to flat innerlayer pad group located in an inner layer and solder bumps formed in recess portions of the viaholes.

According to the above structure of filling solder in the recess portion of the viahole, therefore, the amount of the solder can be increased and hence the accurate mounting is made possible by self-elignment effect resulted from surface tension.

The viahole according to the invention has a structure that a metal film for electrically connecting the innerlayer ped to the conductor circuit on the surface of the interlandner insulating layer is formed in an coening portion formed in the interlaminar insulating layer so as to expose the innerlayer pad. By filling the colder in the recess portion of the visitale is formed the solder pad as an embodiment of the structure according to the invention. Therefore, the invention is not a technique of electrically connecting the innerlayer pad to the conductor circuit on the surface of the interleminar insulating layer through the solder as disclosed, for example, in JP-A-c-337695. If the solder is directly contacted with the insulating resin layer as disclosed in JP-A-4-337695, the degradation of the resin is caused by the diffusion of lead. And also, the wettability between regin and solder is poor, so that the viahole made from the solder is apt to be fallen down. In this point, according to the invention, the viahole is made from the metal film and the solder is filled in the recess portion of the viahole, so that there is caused no degradation of the resin nor falling down of the vishole.

Moreover, the conductor patterns of the multileyer wiring layer connected to the above pad group are connected to external terminals arranged on the rear surface of the core substrate such as solder bumps, conductor pins and the like through the through-holes formed in the core substrate. Particularly, it is favorable that the multileyer wiring layer formed by alternately laminating the conductor layers and the insulating resin layers for electrically connecting to the through-holes as formed in the rear surface of the core substrate and the solder bumps are formed on the surface thereof (see Fig. 1).

In the multilayer printed circuit board according to

the invention, the viaholes constituting the solder pad group are apt to be peeled off because they are connected only to the innertayer pada. In order to prevent the peeling of the viaholes, therefore, it is desirable that a roughened surface having a surface roughness of 5-15 µm is formed on the interlaminar insulating layer. When the surface roughness is less than 5 µm, the adhesion strength to the viahole is insufficient, while when it exceeds 15 µm, it is difficult to obtain fine conductor pagerns.

In the invention, the solder resist layer is formed on the surface of the multileyer wiring layer. In this case, it is advantageous that the opening size of the solder resist is made larger than the diameter of the flat ped constituting the solder ped or the viahole so as not to overlap the solder resist with the ped or viahole, whereby the ped and visitode are completely exposed from the openings of the solder resists.

In the structure of the higher integrated solder packs as in the invention, when the opening size of the edder resist is made smaller than the cliameter of the pack, if the opening is formed by subjecting the solder resist of the photosensive resin to a light exposure development (so-called photolithography), the position shifting of the opening portion is caused by temperature expansion and shrinkage of the photomask and hance the exposure area of the pad is substantially decreased. As a result, when the solder is formed on the opening portion, problems such as flowing of solder, solder bridge and the like are apt to be created and the mounting reliability of the component becomes poor.

On the other hand, in the conventional technique of constituting all solder pade located on the surface of the multileyer withing layer with flat pade, all of the flat pade are connected to the conductor patiers in the same layer existing the pade. Therefore, when the opening size of the solder resist is made larger than the diameter of the pad, a part of the wiring in the conductor patiern is apt to be at an exposed state (see Fig. 5(a)). As a result, if the solder is formed on the solder resist, it is placed on the exposed wiring of the conductor pattern to lower the solder bump and also the position shifting of the solder bump is caused (see Fig. 5(b)).

According to the Invention, the solder pad group other than the solder pade located at the outside of the frame-shaped solder pad group are constituted with solder bumps formed in the recess portions of the viaholes, so that they are never connected to the conductor patterns located in the same tayer. Further, in the invention, the pads for the formation of solder bumps are not newly wired from the viaholes, so that even when the opening size of the solder resist is made larger than the diameter of the viahole, the wiring of the conductor pattern is not exposed from the opening portion of the solder resist (see Fig. 6(a)). Therefore, when the solder bump is formed in the recess portion of the viahole according to the invention, the lowering of the solder bump is not caused and also the position shifting of the solder bump

is not caused (see Fig. 6(b)).

The structure that the opening size of the solder resist is made larger than the diameter of the pad is particularly advantageous when the solder burno is formed by solder transferring method. The solder transferring method is carried out by eaching a solder foil attached onto a film to form patterns of solder foil at places corresponding to positions of pade, placing the patterned solder foil so as to contact with the pade and reflowing under heating to transfer the solder onto the pads because the solder is not drapable with the film but is drapeble with metal. In such a solder transferring method, an area of solder foil pattern formed on the film is generally larger than the pad. Therefore, when the opening size of the solder resist is made larger than the diameter of the pad, the solder pattern is just fitted into the opening portion of the solder resist to easily conduct the positioning thereof (see Fig. 7).

In the multileyer printed circuit board according to the invention, the wiring layer located as an outermost layer is formed by flat pade and viaholes between plating resists ittrough the plating resist and a solder resist layer having opening portions for exposing the flat pade and viaholes is formed on the surface thereof. It is advantageous that the opening size of the solder resist layer is made larger than the diameter of the pad or the viahole to expose a part of the pade, viaholes and the plating resist.

By such a structure, a surrounding side face of the pad or the vishole is covered with the plating resist (see Fig. 8). Therefore, the solder is not adhered to the surrounding side face. As a result, the solder bump is not lowered and the connection reliability is excellent.

The production of the multillayer printed circuit board according to the invention will be described below.

Moreover, in heat cycle, cracks may be generated in the interlaminar insulating reain layer (the adhesive layer for electroless plating) starting from a boundary between the plating resist and the conductor pattern.

In order to prevent the occurrence of cracks, it is desirable that the opening size of the solder resist layer is made smaller than the clamater of the flat pad or the viahole so as to overlap the solder resist with the pad or the viahole as shown in Fig. 10.

Furthermore, when the multileyer printed circuit board is manufactured by the semi-additive process, a plating resist is not existent in the multileyer printed circuit board, so that the peefing of the solder is apt to be caused. In this case, when the opening size of the solder resist is made smaller than the diameter of the flat pad or the viahole, the peeting of the solder pad can be prevented.

 An innerlayer copper pattern 2 and innerlayer pad are first formed on a surface of a substrate (core material).

The formation of the copper pattern 2 on the

35

substrate 1 is carried out by eaching a copper clad laminate, or by a method wherein an adhesive layer for electroless platting is formed on a substrate such as glass epoxy substrate, polyimide substrate, ceramic substrate, metal substrate or the like and a surface of the adhesive layer is roughened to form a roughened surface and then subjected to an electroless platting.

Particularly, when the copper pattern 2 is formed by etching the copper cled laminate, it is 10 desirable that a solvent-free insulating recin (epoxy resin or polyimide recin) is applied and cured and polished to expose the copper pattern 2 and amoothen the surface of the substrate. The smoothening of the substrate surface facilitates the 18 light exposure and development because a thickness of a photosometive insulating resin layer to be formed on the substrate surface is made uniform.

Moreover, through-holes 4 are formed in the core substrate 1 shown in Fig. 1, and front and back witing layers are elscitically connected to each other through the through-holes 4.

(2) Then, an intertemmer insulating layer 5 is formed on the innerlayer copper pattern 2 and innerlayer packs formed in the item (1). The intertemmer insulating layer 5 is desirable to be made from a trempositing resin such as apony resin, polyimide resin, bismaletmide triazine resin, phenotic resin or the life; a photosensitive resin obtained by photosensitising the thermosetting resin; a thermoplastic resin such as polyether sulphone or the life; a composite of the thermoplastic resin and the thermoplastic resin and the photosensitive resin.

The surface of the resin layer may be subjected to a roughening treatment with an oxidizing agent, an acid, an alkali or the libe. Because the adhesion property between the surface and a conductor circuit formed thereon can be improved by such a 40 roughening.

As the interteminar insulating material, it is particularly destrable to use an adhesive for electroless plating. The adhesive for electroless plating. The adhesive for electroless plating is optimum to be formed by dispersing heat-resistant resin particles soluble in acid or oxidizing agent into a heat-resistant resin hardly soluble in acid or oxidizing agent. This is due to the fact that octopus trap-shaped anothers can be formed on the surface by removing the heat-resistant resin particles soluble in acid or oxidising agent through roughening to considerably improve the adhesion property to the conductor circuit.

As the heat-resistant resin hardly soluble in add or oxidizing agent in the adhesive, it is desirable to use a photosensitized thermosetting resin or a composite of photosensitised thermosetting resin and thermoplastic resin because viaholes can eas-

ily be formed by light exposure and development after the photosensitization. Furthermore, the toughness can be improved by the composite with the thermoplastic resin, whereby the peel strength of the conductor circuit can be improved and the occurrence of cracks in the viahole portion through hast cycle can be prevented.

Concretely, the use of epony acrylate obtained by reacting spoxy reain with acrylic acid or mathacrylic acid, or a composite of epony acrylate and polyether sulphone is favorable. As the epony acrylate, it is desirable that 20-80% of all epony group is reacted with acrylic acid or mathacrylic acid.

In the adhaeive, the heat-resistant resin partides are desirable to be selected from ① heatresistant resin powder having an average particle size of not more than 10 µm. @ aggregate particles having an average particle size of 2-10 µm by aggregating heat-resistant resin powder having an average particle size of not more than 2 jum, 3 e mixture of heat-resistant resin powder having an average particle size of 2-10 µm and heat-resistant resin powder having an average particle size of not more than 2 µm and @ false particles obtained by adhering at least one of heat-resistant resin pocuder having an average particle size of not more than 2 jum and inorganic powder having an average partide size of not more than 2 µm to surfaces of hazaresistant resin poeder having an average particle size of 2-10 jum because these particles can form complicated anchors. As the resin in the heatresistant resin particles, scory resin, amino resin (melamine resin, urea resin, guaramine resin) and the like are favorable. Particularly, the epoxy resin can optionally change the solubility to acid or oxidizing agent by varying a kind of digomes, a kind of a curing agent and a crosslinking dansity. For example, a cured product obtained by treating bisphenol A-type epoxy resin oligomer with an amine curing agent is easily dissolved in an oxidizing agent, while a cured product obtained by treating novelac ecoxy resin oligomer with an imidazole ouring agent is hardly dissolved in an oxidizing adent

As the acid used in the invention, mention may be made of phosphoric acid, hydrochloric acid, sufuric acid and organic acid such as formic acid, acetic acid or the like. Particularly, the use of the organic acid is desirable because a metal conductor layer exposed from the vishole is hardly correded after the roughening with the organic acid. As the exidizing agent, chromic acid, permanganate (potassium permanganate or the like) are desirable. Particularly, in case of removing the amino ble. Particularly, in case of removing the amino resin through dissolution, it is desirable to afternately conduct the roughening treatment with acid and exidizing agent.

in the multilayer printed circuit board according

20

35

to the invention, the interlaminar insulating layer 5 may be plural layers. For example, the following forms may be taken as the plural layers.

(b) The interlaminer insulating layer formed 5 between upperlayer conductor circuit and underlayer conductor circuit is an interlaminer insulating layer of two-layer structure in which a layer near to the upperlayer conductor circuit is an adhesive for electroless plating obtained by dispersing heat-resistant reain particles soluble in acid or oxidizing agent into heat-resistant reain hardly soluble in acid or oxidizing agent and a layer near to the underlayer conductor circuit is a heat-resistant reain hardly soluble in 18 acid or oxidizing agent.

In this structure, if the adhesive layer for electroless plating is too roughened by the roughening treatment, there is caused no shortofrout between the layers.

②. The interlaminar insulating layer formed between upperlayer conductor circuit and underlayer conductor circuit is an interlaminar insulating layer of three-layer structure in which a filling resin material is embedded between the underlayer conductor circuits so as to be same plane between the underlayer conductor circuit and the filling resin, and a heat-resistant resin layer hardly soluble in acid or oxidizing agent is formed thereon, and further an achesive for electroless plating obtained by dispersing heat-resistant resin hardly soluble in acid or oxidizing agent into heat-resistant resin hardly soluble in acid or oxidizing agent is formed thereon.

In this structure, the filling ream material is filled between the underlayer conductor circuits, so that the surface of the substrate becomes amouth and there is not caused poor development due to the scattering of the thickness. Furthermore, the shrinkags through curing can be reduced to prevent warping of the substrate by including inorganic particles such as silica or the like into the filling resin material. Moreover, solvent-free resin is desirable as the filling resin material, and particularly solvent-free epoxy resin is optimum. If a solvent is used, the remaining solvent is vaporised by heating to cause interlaminar pealing.

(3) After the intertaminar insulating layer 5 formed so in the item (2) is cried, an opening portion for viahole is formed by light exposure and develop in case of the photosensitive resin or by thermosetting and laser work in case of the thermosetting resin.

(4) After the surface of the intertaminar insulating layer 5 provided with the opening portion for viahole in the item (3) is roughened, a catalyst nucleus is applied. As the catalyst nucleus, noble metal, colloid and the like are desirable, and generally palladium chloride and palladium colloid are used. Moreover, it is desirable to conduct a heating treatment for fixing the catalyst nucleus.

(5) After the application of the catalyst nucleus in the item (4), a plating resist 6 is formed.

As the plating resist 6, commercially available product may be used, and also there may be used a composition of an imidszole curing agent and epoxy acrylate obtained by reacting epoxy reain with acrylic acid or methacrylic acid, or a composition of epoxy acrylate, polyether sulphone and an imidezole curing agent.

A ratio of spoxy acrylate to polyether sulphone is desirable to be about 50/50-80/20. If the amount of spoxy acrylate is too large, the flexibility lowers, while when it is too email, the photosensitivity, resistance to base, resistance to acid, resistance to oddizing agent and the like lower.

The apoxy acrylate is desirable to be a reaction product that 20-80% of all apoxy groups is reacted with acrylic acid. If the acrylation is too high, hydrophilicity with OH group is too high and the hygroscopicity rises, while if it is too low, the resolution lowers.

As the spory reain being a basic akeleton resin, novolac type spoxy resin is desirable, because it is high in the croselinking density and can adjust the water absorption of the cured product to not more than 0.1% and is excellent in the resistance to base. As the novolac type spoxy resin, there are crosel novolac type apoxy resin and phenol novolac type epoxy resin.

(6) A portion not forming the plating resist 6 in the item (5) is subjected to a primary plating. In this case, that pade 8 and viaholes 9 arranged in the frame form are formed in addition to the copper pattern.

As a primary plating, it is desirable to be an alloy plating using at least two metal ions selected from copper, nickel, cobalt and phosphorus because these alloys are high in the strength and can improve the peel strength.

In the electroless plating solution for primary plating, it is desirable to use hydroxy carboxylic soid as a complexing agent forming a stable complex compound with copper nickel, cobeit ions under basic condition. In the electroless plating solution for the primary plating, a reducing egent for reducing the metal ion into metallic element is desirable to be at least one selected from aldehyda, hypophosphate (called as phosphinate), hydride borates and hydrazine. These reducing agents are solutile in water and excellent in the reducing power. Particularly, hypophosphate is desirable in a point of precipitating rickel.

In the electroless plating solution for primary

plating, it is desirable to use at least one basic compound selected from sodium hydroxide, potassium hydroxide and calcium hydroxide as a pH adjusting agent for adjusting to basic condition. Under the basic condition, hydroxy carboxylic acid forms a complex with nickel ion. As the hydroxy carboxylic acid, citric acid, malic acid and tartaric acid are desirable. They are easy to form a complex with nickel, cobalt or copper. The concentration of the hydroxy carboxylic acid is desirable to be 0.1-0.8M. When the concentration is less than 0.1M, the complex can not sufficiently be formed and abnormal precipitation and decomposition of the solution are caused. While, when it exceeds 0.8M, the precipitation rate becomes slow and the generation of hydrogen undesirably becomes frequent.

The electroless plating solution for the primary plating is desirable to contain bipyridyl. Because, bipyridyl can control the occurrence of metal oxide in the plating bath to suppress the occurrence of noticle.

Moreover, copper ion, nickel ion and cobalt ion are supplied by dissolving copper, nickel and cobalt compounds such as copper sulfate, nickel sulfate, cobalt sulfate, copper chloride, nickel chloride, as cobalt chloride and the like,

The primary plated film made from such an electroless plating solution is excellent in the followability to the roughened surface of the achesive layer for electroless plating or traces the form of the roughened surface. Therefore, the primary plated film has the same anchor as in the roughened surface. As a result, a secondary plated film formed on the primary plated film ensure the adhesion properry owing to such an anchor. Accordingly, the primany plated film is desirable to be a high-strength plated film precipitated from the electroless plating solution in order to control the peel strength, while the secondary plated film is desirable to be high in the electric conductivity and fast in the precipitation rate and hence to be a plated film precipitated from a simple copper plating solution instead of a composits plating solution.

(7) The primary plated film formed in the Item (8) is subjected to a secondary plating to form conductor circuits including the flat pads 8 and visingles 9. The plated film through the secondary plating is desirable to be a copper plated film.

The electroless plating solution for the secondary plating is desirable to be an electroless plating solution comprising copper ion, trialkand amine, a reducing agent and a pH edjusting agent in which the concentration of copper ion is 0.005-0.015 mol/l, the concentration of the pH edjusting agent is 0.25-0.35 mol/l and the concentration of the reducing agent is 0.01-0.04 mol/l. Such a plating solution is stable in the plating bath and less in the occurrence of nodule and the like.

In the electroless plating solution for the seccadary plating, the concentration of trialkanol amine is desirable to be 0.1-0.8M. The plating precipitation rate is most promoted within such a range. As the trialkanol amine, it is desirable to be at least one selected from triethanol amine, triisopanol amine, trimathanol amine and tripropanol amine because they are soluble in water.

In the electroless plating solution for secondary plating, the reducing agent is desirable to be at least one selected from aldehyde, hypophosphate, hydride borate and hydrazine. They are soluble in water and excellent in the reducing power. The pH adjusting agent is desirable to be at least one basic compound selected from sodium hydroxide, potassium hydroxide and calcium hydroxide.

Thus, there are formed viaholes 9 each consisting of the primary plated film and the secondary plated film for electrically connecting the conductor pattern and the flat pade 8 arranged in the frame shape and the upperlayer conductor to the innerlayer pads.

The vishcles are $14 \times 14 - 8 \times 8 = 132$ in the embodiment of Fig. 1 and are formed on an upper surface of the flat innerlayer pad group of frame-arranged 132 pade for electrically connecting to the conductor patterns in the core substrate. Further, 204 flat pade are formed in frame shape on the surface layer of the wiring substrate at the outside of the vishble.

Moreover, the solder pad group formed on the surface layer of the wiring substrate is desirable to be connected to the conductor patterns in zigzag form as shown in Fig. 1(b). That is, as shown in Fig. 1(b), the conductor patterns drawn from the pade of the second and third rows are arranged so as to divide the outermost peripheral pade into three equal parts and further the conductor patterns crewn from the pade of the third row are arranged so as to divide the pade of the first row and the pade of the second row into two equal parts.

- (8) Then, a photosensitive solder resist 10 is applied, exposed to light and developed to form a layer of solder resist 10 having an opening size larger than that of flat pad 8 or viahole 9 at positions of the flat pads 8 and the viaholes 9. Concretely, the chamater of the flat pad 8 is 100 μm, the diameter of the viahole 9 is 175 μm, the opening size of the solder resist 10 in the flat pad 8 is 125 μm, and the opening size of the solder resist 10 in the viahole 9 is 200 μm.
- (9) The surfaces of the flat pade 8 and viaholes 9 exposed from the opening of the solder resist 10 in the item (7) are subjected to Ni plating and Au plating in this order.
- (10) Then, a solder foil is laminated onto a polyethylene terephthalate film and subjected to an atching treatment so as to leave solder patterns on posi-

tions corresponding to the viaholes and the pads. Next, this film is laminated so as to contact the solder patterns with the pads and viaholes and the solder is transferred to the pads and viaholes by reflowing under heating to form solder bumps 11. Moreover, a ratio of solder amount in the pad to solder amount in the viahole is, for example, 190:210.

The thus obtained multilayer printed circuit board is diagrammatically shown in Fig. 1. This multilayer printed circuit board has also multilayer wiring layers at the back side, which are fundamentally produced in the same manner as described above.

In the invention, a semi-additive process may be adopted in addition to the full additive process as the method of producing the multileyer printed circuit board.

The semi-additive process is a method wherein a surface of an interlaminar insulating resin layer is roughened and subjected to an electroless plating of a thin thickness over a full surface and a plating resist is 20 formed on a portion of the electroless plated film not forming conductor and a portion not forming the resist is subjected to an electrolytic plating of a thick thickness and then the plating resist and the electroless plated film located therebelow are removed to form a conductor circuit pattern.

As mentioned above, according to the invention, there can be provided multilayer printed circuit boards for the mounting of flip chips capable of attaining the high integration (high densification) of solder pads and reducing the number of wiring layers while maintaining a high density mounting property of wiring substrate surtace. Thus, it is possible to improve the yield of the multilayer printed circuit board and reduce the production cost.


Claims

1. A multilayer printed circuit board comprising a core substrate, multilayer wiring layers formed thereon 40 by alternately laminating interlaminar insulating layers and conductor circuits and a solder pad group formed by two-dimensionally arranging pads provided with solder bumps on the surface of the multilayer wiring layer, characterized in that the solder pads of the solder pad group are arranged in only a peripheral portion other than a central portion to form a frame shape and the solder pads located at the outside part among the frame-shaped solder pad group are constructed with flat pads each connected to conductor pattern on their surface and solder burnos formed on the surfaces of the first pads, while the solder pads located at the inside part are constructed with viaholes each connected to an innerlayer flat pad group located in an innerlayer and solder bumps formed in recess portions of these viaholes.

- A multilayer printed circuit board according to claim

 wherein the solder pads located at the outside part of the solder pad group are solder pads located in first to fifth rows viewed from the outermost periphery.
- A multilayer printed circuit board according to daim
 wherein the intertaminar insulating layer has a roughened surface having a surface roughness of 5-15 µm.
- 4. A multilayer printed circuit board according to claim 1, wherein a solder resist layer is formed on the multilayer wiring layer and an opening size of the solder resist is made larger than a diameter of each of the flat pad constituting the solder pad and the viahole so as not to overlap the solder resist with the flat pad or the viahole.
- 5. A multileyer printed circuit board according to claim 1, wherein a solder resist layer is formed on the multileyer wiring layer and an opening size of the solder resist is made smaller than a diameter of each of the flat ped constituting the solder pad and the viahole so as to overlap the solder resist with the flat pad or the viahole.


Fig. 1



EP 0 823 833 A2

Fig. 2

Fig. 3



(5)





Fig. 4



(b)

00000000000000000000 909966 C C C C C C • • • • • • 0 0 000000 000000 000000 000000 000000 000000

F1g. 5




Fig. 6




Fig. 7




Fig. 8




Fig.9




Fig. 10

